

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
11 April 2002 (11.04.2002)

PCT

(10) International Publication Number  
**WO 02/29895 A1**

- (51) International Patent Classification<sup>7</sup>: **H01L 27/146** (72) Inventors: **KOZLOWSKI, Lester, J.**; 212 Golden Fern Court, Semi Valley, CA 93065 (US). **TENNANT, William, E.**; 1579 Calle Yucca, Thousand Oaks, CA 91320 (US).
- (21) International Application Number: **PCT/US01/29306**
- (22) International Filing Date:  
19 September 2001 (19.09.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (74) Agents: **JOHNSON, Doyle, B. et al.**; Crosby, Heafey, Roach & May, Two Embarcadero Center, Suite 2000, San Francisco, CA 94111 (US).
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- (30) Priority Data:  
09/675,483 29 September 2000 (29.09.2000) US
- Published:  
— with international search report
- (71) Applicant: **ROCKWELL SCIENTIFIC COMPANY** [US/US]; 1049 Camino Dos Rios, Thousand Oaks, CA 91358-0085 (US).
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ADAPTIVE AMPLIFIER CIRCUIT WITH ENHANCED DYNAMIC RANGE



(57) Abstract: An adaptive amplifier circuit (2) with minimal excess noise and a linear charge-handling capacity to enable high-quality imaging at long wavelength infrared backgrounds and video frame rates with enhanced dynamic range is disclosed. An integration capacitor ( $C_{int}$ ) stores a charge produced from a photodetector (PD1). An adaptive skimming circuit (200) skims off excess charge during integration of the charge on the integration capacitor. A switched-capacitor low-pass filter comprising transistors (Q30, Q31) and capacitors ( $C_{filter}$ ,  $C_{out}$ ) provides enhanced dynamic range.

WO 02/29895 A1

## ADAPTIVE AMPLIFIER CIRCUIT WITH ENHANCED DYNAMIC RANGE

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

5       The present invention relates to interface circuits for focal plane arrays (FPAs) and, specifically, to an adaptive amplifier circuit that uniquely provides high charge-handling capacity for coupling long wavelength IR detectors to multiplexing readouts with both maximum sensitivity and enhanced dynamic range.

#### 2. Description of the Related Art

10       Infrared sensors transform incident radiant signals in the near infrared (NIR;  $\lambda=0.8 - 2\mu\text{m}$ ), short wavelength IR (SWIR;  $\lambda=2.0 - 2.5\mu\text{m}$ ), medium wavelength IR (MWIR;  $\lambda=2.5 - 5\mu\text{m}$ ), and long wavelength IR (LWIR;  $\lambda=5 - 30\mu\text{m}$ ) bands into electrical signals that are used for data collection, processing, storage and display, such as real-time video. For high-quality imaging of various scenes without concern for ambient light, the MWIR and LWIR bands are  
15 often used interchangeably. However, MWIR infrared detector systems typically require sophisticated signal processing algorithms to accommodate the large dynamic changes in background information that result from the relatively high contrast and large solar influence of the scene radiation. Detectors operating in the preferred long wavelength infrared (LWIR) spectral band, on the other hand, can attain the same or greater thermal sensitivity with reduced  
20 signal processing complexity. This is especially true in the 8 to 12  $\mu\text{m}$  wavelength atmospheric window, which is optimum for imaging many terrestrial scenes. As a result, infrared detection and tracking can be accomplished using smaller, more cost-effective sensors having LWIR focal plane arrays.

      Unfortunately, LWIR focal plane arrays and multiplexing readout circuits have practical  
25 design constraints that severely limit system performance. The result is degradation in signal-to-noise ratio by >10X below the theoretical limit. In the readout portion of a focal plane array, each pixel has an preamplifier to couple the signal from each detector into the respective unit cell. The corresponding readout site must perform several functions that are difficult to simultaneously incorporate in the small amount of "real estate" typically available on such a  
30 signal-processing chip. Ideally, each detector/amplifier cell of an FPA should include the following: 1) a detector interface stage that provides low impedance at a uniform operating bias; 2) an integration capacitor with large charge-handling capability; 3) a stage for uniform suppression of the background if integration capacity is inadequate; 4) facility for low-power

5 multiplexing and reset; 5) an output buffer capable of driving the bus line capacitance for subsequent multiplexing of the electrical signal at video rates; and 6) a sufficiently large transimpedance to enable sensor-limited rather than camera-noise-limited performance; i.e., the output-referred noise level of the shot noise at the lowest background must be easily measurable by conventional camera electronics.

Staring LWIR FPAs in formats up to 1024 by 1024 have now been demonstrated in the prior art. However, these LWIR devices are typically coupled to conventional MWIR readout circuits, which have several deficiencies that compromise system performance. The limited charge-handling capacity, for example, supports camera sensitivity no better than that achieved by a typical MWIR FPA. This obviates a key benefit of operation in the LWIR spectral band. Moreover, prior art devices limit capability for reducing pixel pitch and increasing pixel density. If the pixel pitch and detector/amplifier cell real estate are reduced in prior art devices, the performance limitations are further exacerbated.

Given the current photolithographic state-of-the-art and the limited chip area, there is insufficient detector/amplifier cell real estate to integrate even the most important features including the ability to directly handle all the charge that can be generated during the full frame time. Nevertheless, because small cells are necessary for FPAs with high pixel counts that can be used with compact optics, the readout circuit must be integrated in as little chip real estate as possible. Thus, there is a need for a compact amplifier having characteristics that are better optimized for use in staring LWIR FPAs.

U.S. Patent No. 5,128,534 teaches the technique of biasing a capacitor with a variable voltage source to increase the amount of charge that can be effectively integrated on an integrating capacitor (of the typical size that can readily fit into a standard unit cell). This improves the signal-to-noise ratio of the focal plane array by clipping excess signal. The enhancement in capacity is a trade-off for a nonlinear dynamic range; this non-linearity is not optimum for LWIR imaging since the signal of interest is a small fraction of the background radiation.

U.S. Patent No. 5,055,667 and U.S. Patent No. RE34,802 also disclose nonlinear techniques for visible CCD imagers. These methods control the dynamic range of a CCD in a manner somewhat analogous to U.S. 5,128,534 by providing a sink region to dispose of excess charge from the photogate region by clipping any signal above the potential set by a control gate where the potential can be similarly modulated during the exposure period. Such predetermined fluctuation can facilitate various transfer functions including logarithmic behavior. Such characteristics are not optimum for LWIR imaging.

U.S. Patent No. 5,382,977 proposes an alternative that effectively enhances the linear charge-handling capacity via electronic scanning. Since the total charges accumulated during a typical frame time (1/60<sup>th</sup> second) can exceed  $10^{10}$  carriers while the typical integration capacitor can only handle on the order of mid- $10^7$  carriers, this method accepts the ~100X disparity  
5 between the two to extend the linear capacity to approximately  $10^9$  carriers. Unfortunately, all the available charges for each frame time are not used so maximum sensitivity is impossible. The inefficiency translates to a proportional reduction in the effective quantum efficiency of the imaging sensor.

U.S. Patent No. 5,146,302 again teaches skimming in a CCD to enhance the linear  
10 charge-handling capacity. To improve efficacy, a sampling circuit comprising a tandem input is used to generate a prescribed skimming voltage. However, the non-uniformity in threshold voltages between the input gates of the main input and the sampling input sets a limit on the amount of charge that can be skimmed. This limit is typically no more than 3 times the instantaneous charge-handling capacity. The linear capacity is thus effectively increased to the  
15 order of  $10^8$  carriers. A further improvement of two orders of magnitude is still needed.

Finally, U.S. Patent No. 6,064,431 discloses a circuit for skimming to linearly enhance the effective charge-handling capacity. This circuit, shown in Figure 1, provides automatic control of the skimming charges to be transferred. Here the capability for predetermined sinking of excess signal, as taught by U.S. patents '534, '667 and '802 noted above, is combined with  
20 conventional skimming, as taught by the '302 patent, to further enhance the effective charge-handling capacity. In principle, the 2X to 3X enhancement of '302 patent can be enhanced to yield several orders of magnitude enhancement in charge-handling capacity. Unfortunately, the improvement is again non-linear and thus not optimum for infrared applications.

## 25 SUMMARY OF THE INVENTION

In general, the present invention provides an adaptive amplifier circuit, having minimal excess noise and a linear charge-handling capacity exceeding  $10^{10}$  electrons, to enable high-quality imaging at long wavelength infrared backgrounds and video frame rates. The present invention supports various types of photovoltaic and photoconductive detectors, and largely  
30 reduces the fixed pattern noise relative to the prior art. Since the circuit does not discriminate between dark current and photocurrent, it can also be used to operate MWIR detectors at elevated operating temperatures including room temperature. The adaptive detector amplifier circuit comprises either impedance-buffered or direct injection detector interface with self-nulling skimming of the background signal and self-adapting offset suppression. An adaptive skimming

circuit skims off excess charge during the integration of charge on an integration capacitor.

These features are integrated in conjunction with a compact low-pass filter at the pixel output to recover the instantaneous dynamic range. Such recovery is necessary since the skimming serves to boost the noise level at the expense of dynamic range. The net outcome is LWIR FPA

5 sensitivity commensurate with a charge-handling capacity of  $10^{10}$  carriers and a dynamic range in excess of 14 bits. In the context of LWIR imaging, for example, the noise equivalent temperature difference that is achieved is on the order of 0.001K, which is well over an order of magnitude better than the LWIR staring FPA state-of-the-art. The front-end provides very uniform skimming without significantly increasing the read noise.

10 This solution fits into the typical pixel pitches normally used for single-photon detection ( $\geq 20\mu\text{m}$ ) to amplify the photo-generated signal for subsequent processing or display. The resulting video has large margin over the background noise of the camera electronics.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

15 The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

Figure 1 is a schematic diagram of a prior art technique for enhancing dynamic range as shown in U.S. Patent No. 6,064,431;

20 Figure 2 is a schematic diagram for a preferred embodiment of an enhanced adaptive amplifier circuit with minimal noise input;

Figure 3 is a schematic diagram for an adaptive amplifier circuit with minimal noise input and impedance-buffered interface to the photodetector; and

25 Figure 4 is a cross-section plan for an alternative embodiment of the invention to facilitate highest performance by vertically integrating the amplifier circuit.

#### **DETAILED DESCRIPTION OF THE INVENTION**

The following description is provided to enable any person skilled in the art to make and use the invention and sets forth the best modes contemplated by the inventor for carrying out the  
30 invention. Various modifications, however, will remain readily apparent to those skilled in the art, since the basic principles of the present invention have been defined herein specifically to provide to a self-adjusting adaptive amplifier circuit that uniquely provides high charge-handling capacity for optimally coupling IR detectors to multiplexing readouts with both maximum sensitivity and enhanced dynamic range in high-density staring FPAs. Any and all such

modifications, equivalents and alternatives are intended to fall within the spirit and scope of the present invention.

The present invention provides a high-performance detector amplifier to support each pixel of an infrared focal plane array. According to the various embodiments of the present invention, one benefit of the various features of the present invention is the simultaneous achievement of very high sensitivity with extended dynamic range of at least 14 bits. A second benefit is an output signal that is rich with signal content rather than parasitic nonuniformities. The usable dynamic range of most high-performance thermal images is limited by the fixed pattern noise arising from offset variations in the detector and amplifier.

A first embodiment of the present invention is shown in Figure 2. The amplifier circuit 2 comprises a detector PD1 that is directly coupled to the source of an input transistor Q20. The gate of Q20 is adjusted to set the detector bias and the source of Q20 is modulated by the photo-generated signal from PD1. Minority carriers are injected into an integration capacitor  $C_{int}$  in the adaptive skimming circuit, where they are accumulated for subsequent readout. The integration capacitor  $C_{int}$  is preferably formed using a MOSFET having its source and drain connected. The adaptive skimming circuit 200 skims off excess charge during the integration of charge on an integration capacitor.

An integration capacitor  $C_{int}$  in the adaptive skimming circuit 200 is connected to a switched-capacitor low-pass filter comprising transistors Q30 and Q31, and capacitors  $C_{filter}$  and  $C_{out}$ . The signal  $\Phi_{filter}$ , which is a clock that essentially parses the frame time into N integration periods, is applied to the gate of Q30 to successively sample the signal charges integrated in  $C_{int}$  onto  $C_{filter}$ . The charge on  $C_{filter}$  is then shared over to the output capacitor  $C_{out}$ . Since  $C_{filter}$  is relatively small, a smaller fraction of the charge is stored onto  $C_{out}$ . This cycle is repeated N times during the frame time so that the cumulative voltage on  $C_{out}$  exponentially reaches equilibrium. While the signal builds exponentially as described, the associated noise also adds exponentially, but in quadrature. The enhancement in linear charge-handling capacity for this stage relative to integration on  $C_{int}$  over a single epoch without skimming is consequently:

$$N_{boost_i} = \frac{1 - \eta^N}{1 + \eta^N} \cdot \frac{1 + \eta}{1 - \eta}$$

where N is the number of cycles.  $\eta$  is an efficiency factor described by the equation:

$$\eta = \frac{C_{filter}}{C_{filter} + C_{int}} + \frac{C_{out}}{C_{out} + C_{filter}} - \frac{C_{filter}}{C_{filter} + C_{int}} \cdot \frac{C_{out}}{C_{out} + C_{filter}}$$

The total enhancement in charge-handling capacity effected by the entire circuit is multiplicative and becomes:

$$N_{boost,total} = N_{boost_1} \cdot N_{boost_2}$$

$$\geq 10 \cdot \frac{1 - \eta^N}{1 + \eta^N} \cdot \frac{1 + \eta}{1 - \eta}$$

Since  $C_{int}$  and  $C_{out}$  are on the order of 1 pF and  $C_{filter}$  is optimally chosen to be about an order of magnitude smaller,  $\eta > 0.9$  is achieved in practice. Assuming  $N=25$ , a minimum charge-handling capacity enhancement factor well in excess of 100X is provided by the present invention.

A source follower transistor Q24 buffers the signal and an access transistor Q25 supplies the signal to the bus. A common current source CS1 may be connected to the bus and shared by all the pixels on the bus.

The key aspects of the present self-adjusting adaptive input with minimal noise circuit are applicable to other types of circuits used for interfacing infrared detectors. For example, Figure 3 is a schematic circuit of an alternative embodiment for use with lower impedance detectors PD2, such as those fabricated in the HgCdTe ternary system for operation at cutoff wavelengths beyond 12 $\mu$ m at operating temperatures above 60K. The negative feedback provided by amplifier 500 enhances the injection efficiency of detector current into the integration capacitor  $C_{int}$  by decreasing the input impedance of source-modulated transistor Q520. The inverting amplifier can be of many types known to those of ordinary skill in the art, such as a basic CMOS inverter, a basic differential amplifier, or a folded cascode differential amplifier, among others. Regardless, the amplifier will also luminesce and must be optically shielded for proper operation of the skimming input circuit.

To incorporate the desired capacitances of the present invention, pixel real estate can still be at a premium as pixel pitches reduce to 20 $\mu$ m and lower. In this case, it is best to use vertical integration. Figure 4 is a cross-section plan where the vertical integration is achieved by combining the circuit integration provided by bulk CMOS with SOI CMOS. A part of the circuit is incorporated in the bulk CMOS constituent. The other part of the circuit is incorporated in the SOI CMOS wafer. The SOI CMOS wafer is subsequently further processed to remove the handle wafer.

Those skilled in the art will appreciate that various adaptations and modifications of the just-described preferred embodiments can be configured without departing from the scope and spirit of the invention. Therefore, it is to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described herein.

## WHAT IS CLAIMED IS:

1. A photodetector amplifier circuit comprising:
  - a photodetector;
  - an input transistor connected to the photodetector;
  - an integration capacitor;
  - an adaptive skimming circuit connected to the integration capacitor; and
  - a switched-capacitor low-pass filter connected to the output of the input transistor.
2. The circuit of Claim 1, further comprising a source follower transistor connected to the output of the input transistor.
3. The circuit of Claim 2, further comprising an access transistor connected between the input transistor and a bus.
4. The circuit of Claim 1, wherein the switched-capacitor low-pass filter comprises:
  - first and second transistors connected to the output of the input transistor;
  - a filter capacitor having one node connected to the first and second transistors;and
  - an output capacitor having a node connected to the second transistor and an output node.
5. The circuit of Claim 4, further comprising a negative feedback amplifier connected between the photodetector and the input transistor, wherein the photodetector is a low impedance detector.
6. A focal plane array (FPA) having a plurality of pixel cells, each pixel cell comprising:
  - an input transistor;
  - a photodetector coupled to the source of the input transistor;
  - an adaptive skimming circuit connected to the input transistor, the adaptive skimming circuit comprising an integration capacitor for storing a charge proportional to an amount of incident light on the photodetector; and
  - a switched-capacitor low-pass filter connected to an output of the input transistor; wherein the switched-capacitor low-pass filter increases a dynamic range of the circuit.



7. An amplifier circuit for coupling infrared (IR) detectors to multiplexing readouts, the circuit comprising:

detector means for converting incident light to an input electric signal;

signal input means for transferring the input electric signal from the detector

5 means;

storage means for storing a charge from the detector; and

skimming means for skimming off a predetermined level of the input electrical signal; and

low pass filter means for increasing a dynamic range of the amplifier circuit.

10

8. An amplifier circuit for coupling infrared (IR) detectors to multiplexing readouts, the circuit comprising:

an input transistor;

a detector coupled to a source of the input transistor;

15 an adaptive skimming circuit connected to the input transistor, comprising an integration capacitor;

a first switch transistor having a source connected to the drain of the input transistor;

20 a second switch transistor having a source connected to a drain of the first switch transistor, and a drain connected to an output node;

a filter capacitor having a node connected to the drain of the first switch capacitor; and

an output capacitor having a node connected to the drain of the second switch capacitor.

25


9. The circuit of Claim 8, further comprising a source follower transistor having a source connected to the drain of the input transistor.

10. The circuit of Claim 9, wherein the integration capacitor is formed from a MOSFET transistor.

30

11. The circuit of Claim 10, further comprising a negative feedback amplifier connected between the photodetector and the input transistor, wherein the photodetector is a low impedance detector.

1/4



**FIG. 1**  
(PRIOR ART)

2/4






FIG. 2



**FIG. 3**

4/4



**FIG. 4**

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/29306

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 27/146

US CL : 250/208.1, 214A, 338.4

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 250/208.1, 214A, 338.4; 250/208.2, 214R, 338.1, 339.02, 370.01, 370.14; 348/300, 301, 308

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,094,159 A (OSTERFELD ET AL) 25 July 2000 (25/07/2000), see entire document.	1-11



Further documents are listed in the continuation of Box C.



See patent family annex.

## \* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"B" earlier document published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;"

document member of the same patent family

Date of the actual completion of the international search

09 NOVEMBER 2001

Date of mailing of the international search report

13 DEC 2001

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

JOHN LEE

Telephone No. (703) 308-0956